magnifier icon

Sr/Staff Mixed-Signal Design & Verification Engineer

Monolithic Power Systems

Monolithic Power Systems

Producción de semiconductores

Barcelona, Cataluña - Spanien

Project Manager Sénior / Especialista sénior

Experteer Overview

In this role, you will lead analog and mixed-signal design and verification for complex ICs, collaborating with cross-functional teams to deliver high-performance power and signal management solutions. You’ll drive IP definition, verification, and post-silicon characterization, shaping mixed-signal architectures for fast-growing markets. You will mentor the design team and oversee multiple projects to meet quality and schedule goals. This is a hands-on opportunity at the forefront of mixed-signal ASIC development in a global, innovation-driven company.

Responsabilidades

  • Lead Analog and Mixed-Signal design, verification, and validation for projects
  • Define and document analog-digital interfaces and behavioral models
  • Develop and integrate Analog/Mixed-Signal IP; perform layout design
  • Support Digital team timing, I/O, and DFT constraints
  • Perform post-silicon validation and characterization
  • Mentor and train team members; supervise multiple projects
  • Participate in mixed-signal recruitment and cross-group collaboration
  • Coordinate with Analog/Digital/Verification/Physical teams to ensure silicon success

Requisitos principales

  • BSEE with 7+ years or MSEE with 5+ years for Senior role; BSEE with 12+ years or MSEE with 8+ years for Staff role
  • Strong background in transistor-level analog/mixed-signal design
  • Solid knowledge of device mismatches, noise, linearity and analog effects
  • Experience with layout design and best-practice techniques
  • Proficiency in Spectre, HSPICE, and MATLAB; Cadence ADE-L/XL
  • Experience with Monte-Carlo, noise, and stability analysis; DRC/LVS with Calibre/ICV
  • Verilog-AMS, Verilog, SystemVerilog, Verilog-A for behavioral modeling
  • DFT techniques (SCAN, LBIST, ABIST, IDDQ); STA and mixed-signal timing constraints
  • Experience with Verilog-AMS mixed-mode simulations; I2C/I3C/SPI/USB/PMBUS knowledge
  • Strong written/verbal communication and collaboration skills
  • Automotive/ASIL standards knowledge and power-management domain a plus

Descripción del puesto

In this role, you will lead analog and mixed-signal design and verification for complex ICs, collaborating with cross-functional teams to de…
Nur für MitgliederMobile Experteer Ad

Gehen Sie Ihren nächsten Karriereschritt

  • Weltweit über 1 Mio. Spitzenpositionen mit Gehaltsbenchmark

  • Lassen Sie sich diskret von Headhuntern finden und kontaktieren

  • Exklusiv für Senior Professionals und Executives

Bereits Mitglied?
poster profile picture

Fuente: company

Publicada por:

confidencial

Experteer verwendet Cookies.

Informationen zum Datenschutz